Integrate linux-seco-imx/jonas/seco_lf-5.10-pll-for-MV-10inch-display-MODV-102

Commit: clea-os/bsp/nxp/linux-seco-imx@97bd972e

[D18][DTBO] Adapt VIDEO_PLL1 rate in 10.1" display devicetree overlay

To get a pixelclock close to the requested 71.1Mhz, the VIDEO_PLL1's rate is requested to be 14 times the pixel clock. Here the assigned-clock and assigned-clock-rate is used. This is not completly correct, as according to the documentation, this should only by used, when a clock only drives one child, but NXP already uses this, for the PLLs. This leads to a reconfiguration during boot, as first the settings from the CCM are used and later, when the panel is probed, the new setting is applied, which is OK (needs recheck if it comes to multiple displays, though).

[MODV-102]

--

Commit: clea-os/bsp/nxp/linux-seco-imx@b77cd4bc

[MX8MP][D18] Add additional PLL setpoint at 995Mhz for 71.1Mhz pixelclock

The 10.1" display for modular vision requires a display clock of 71.1Mhz. This adds a new setpoint to the pll at 14 times the pixel clock to allow good matching of the generated clock.

[MODV-102]